A typical 4-bit unsigned number multiplier (array multiplier)implementation is given.
Assume that Full adder has 2 gate delay. The worst case signal propagation delay or the delay to get P7 in terms of number of gates ?
Sir see question number 6.12. Why we can't prove using this for the above question. Please explain.