If the associativity of a processor cache is doubled while keeping the capacity and
block size unchanged, which one of the following is guaranteed to be NOT affected?
(A) Width of tag comparator
(B) Width of set index decoder
(C) Width of way selection multiplexer
(D) None of the above